**Introduction to ASIPMeister**

**1 Week**

**Motivation and introduction**

In this exercise, you will be introduced to *ASIP Meister* and our special directory structure. The overall workflow of the tools is given at the end; you do not need to deeply look into this. It is just an overview, we will learn gradually about this flow. First, to understand the directory structure, you have to read Chapter 2.4 from the Laboratory Script. Then you will create your first *ASIP Meister* project and you will go through the *ASIP Meister* “*User Manual*” and “*Tutorial*” to get used to *ASIP Meister*. Afterwards you will simulate a given Assembly Code with *dlxsim*. Therefore, you will have to read the Chapters 2.3 of the Laboratory Script. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session2”, with XX replaced by your group number.

**Exercises**

1. **Preparing the Lab tools environment**
2. ASIPmeister is only installed on i80pc57. It is preferred that you always SSH to this PC.
3. Use the public-key authentication system discussed in Chapter 2.2.1 of the Laboratory Script to avoid typing your password each time when logging into frequently.
4. To start, ASIPmeister, ModelSim & Xilinx ISE during the lab, you need to export the following variables each time, or you can add it in your “*/home/.bashrc.user*” to load automatically when you start shell terminal.

export ASIPS\_LICENSE=29000@i80asip.ira.uka.de

export PATH=/AM/ASIPmeister/bin:$PATH

export ASIP\_APDEV\_SRCROOT=/home/asip00/epp/AM\_tools

export PATH=/usr/java/jre1.6.0\_45/bin:$PATH

export ASIPmeister\_Home=/AM/ASIPmeister

export ASIPmeister\_HOME=/AM/ASIPmeister

source /home/adm/modelsim\_66d.setup

source /home/adm/xilinx\_13.2\_32bit.setup

1. Copy “*AM\_tools*” from “*asip00/epp*” directory to your account, for example at your home folder. Export different environmental variables for ASIPmeister and ModelSim or put them in the ***bashrc.user*** and set “*AM\_tools*” path from your home folder. It needs write permissions.
2. **Preparing your project**
3. Create a project directory for this session by copying the directory “*/home/asip00/­epp/ASIP­Meister­Projects/TEMPLATE\_PROJECT/*” and renaming it (e.g. *brownie*).
4. For each application (C or Assembly), you have to create a separate subdirectory in the “*Application*” directory (e.g. *LoopExample*).

**NOTE: Never name the subdirectory same as the name of the application that you want to compile using “*Makefile*”. This will result in problems for the Makefile script execution.**

1. Copy the given assembly file from “/home/asip00/Sessions/Sessions/Session1/” into this application subdirectory i.e. *LoopExample*.
2. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory. This Makefile has been prepared to help you in performing different tasks during the Lab as discussed in Figure 2-3 in the Laboratory Script.
3. In an application directory, typing, “*make help*” on shell terminal will show usage of the “*Makefile*” and how different parameters can be passed.
4. Copy the provided *ASIPMeister* CPU file “*browstd32.pdb*” from “/home/asip00//Sessions/Session1/” into your project directory.
5. Set proper parameters and settings in “*env\_settings*” as discussed in Figure 2-5 in the Laboratory Script. Specially the followings:

export PROJECT\_NAME=brownie

export CPU\_NAME=browstd32

export ASIPMEISTER\_PROJECTS\_DIR=${HOME}/ASIPMeisterProjects

export DLXSIM\_DIR=/home/asip00/epp/dlxsimbr\_Laboratory

1. Using above steps, for each session, you need to create a separate project if you have modified the CPU or you can have separate application subdirectories for the same CPU.
2. **Using ASIP Meister**
3. In your project directory, start *ASIPMeister* for the given basis CPU: “*ASIPmeister browstd32.pdb &*”. Moreover, do not forget to start *ASIP Meister* in your project directory, because it will create the “*meister*” subdirectory to generate different VHDL files and GNU tools, where it is started. The “*meister*” subdirectory is expected to be in your current project directory.
4. Read the *ASIP Meister* “*User Manual*” and “*Tutorial*” to get used to the GUI. You can find the related files in the “*/home/asip00/Documents*” directory. Read systematically through both files simultaneously and play with the specific parts of the GUI for which you are currently reading the user manual and tutorial.
5. If you anyhow configure something wrong, then just reload the original file. The most important parts for the later work are the “*Resource Declaration*”, “*Instruction Definition*”, “*MicroOp Description*”, “*HDL Generation*”, “*C Definition*” and “*Compiler Generation*” so have a detailed look at them.
6. Go through all the steps one-by-one as mentioned in the tutorial and generate VHDL files and GNU Tools. VHDL files will later be used in ModelSim for hardware simulation, while GNU tools will be used to compile, assemble, and link your application code. In this step, recommended settings are "*VHDL*" and "*sim. model and syn. model*".
7. Make sure that AM\_tools path is set properly in your “bashrc.user” and is permissible.
8. Make sure that you complete both/two steps i.e. "*Input Description Generation*" and "*GNU Tools Generation*".
9. GNU Tool generation may take 10-15minutes. After GNU Tool generation, you will see compiler, assemble and linker according to your instruction sets. See the directory in ${ASIPMEISTER\_PROJECTS\_DIR}/${PROJECT\_NAME}/meister/${CPU\_NAME}. swgen/bin.
10. How many pipeline stages this CPU has? Normally, CPU has fetch, decode, execute, memory and write-back stages, how these stages are mapped into brownie 4 stage CPU? For CPU related details look at the Brownie32-Std datasheet at /home/asip00/epp/Documents.

**Resource Declarations:**

1. See different hardware resources used in the CPU. Select ALU in the "Instance" list. What do you understand from the contents of "Function Set" tab? What is listed there?
2. How many does read/write ports GPR has?
3. CPU uses full forwarding in pipeline. How many forwarding units are used? How many intermediate register values can we forward now?
4. What should we need to change in GPR and Forwarding Units if we need an instruction, which writes two operands like quotient and remainder (DIV rd1, rd2, rs1, rs2) to be returned?

**Storage Spec:**

1. What does GPR0-7 are used for?

**Instruction Definition:**

1. Why does this CPU have **SP** instruction format? What instructions are covered by this **SP** format? Can we map these instructions with some other format and remove SP format from the CPU?

**Micro Op. Description:**

1. What does ForwardDataFromWB() and ForwardDataFromEXE() are doing? Which hardware resources are being used here?
2. What does GPRRead(src1) macro perform? Why FWO.forward() is used here?
3. What does “*alu\_flag*” mean in ALUExec() macro? What does individual bits mean?

**VHDL Generation:**

1. What does different bits in “*alu\_flag*” stand for? You can take help from the generated VHDL for understanding “*alu\_flag*” in fhm\_alu\_w32.vhd.
2. **Simulating with dlxsim**
3. Now you have a CPU that is able to execute the given example code *6\_for.s*. This code has implemented the following part:

for (i=0; i<10; i++) {

A[i] = B[i] + 5 + C;

}

1. In this session, we only simulate the assembly code with *dlxsim*. You should have a copy for the “*Makefile*” in your “*LoopExample*” subdirectory.
2. Then, go to the “*LoopExample*” subdirectory inside your Applications directory and execute “*make sim*”.
3. When “*make sim*” is finished, a new subdirectory called “*BUILD\_SIM*” containing some important files is created in your current directory. There is a special “*.****dlxsim***” file used for dlxsim simulation and there are “*TestData.IM*” and “*TestData.DM*” files used for ModelSim simulation. *TestData.IM* and *TestData.DM* are instruction and data memory image files respectively.
4. Simulate “*.dlxsim*” file with dlxsim by typing: “*make dlxsim*” with default settings or “*make dlxsim DLXSIM\_PARAM="-fBUILD\_SIM/LoopExample.dlxsim -da0 –pf1*". The parameter pf1 indicates the full forwarding in CPU pipeline, for details see brownie32-std datasheet.
5. Inside dlxsim terminal, you can use “go” to execute whole program, “step” to execute one instruction at a time, and “stats” to see the statistics.
6. The command “make sim” adds some start-up and ending code to your program to generate a “.dlxsim” file which is then executed by “make dlxsim”. You can directly run your assembly program only using dlxsim like DLXSIM\_PATH/dlxsim –f**Assebly.s** –da0 –pf1
7. What is meant by the following lines and values in the dlxsim:

Biggest used address for Text Section (word aligned): 0xdc

Biggest used address for Data Section (word aligned): 0x130

1. In Dlxsim, you can use "*get start\_address #of\_of\_instructions*" to see the 32-bit binary values of each instructions and from this, you can also extract opcodes. As “get \_A 10d” will show 10 values for array A in decimal. What does “get 0 10” gives you? What are these values?
2. Can you see the data \_A, \_B and \_C variables in TestData.DM? What does the first 32-bit word indicate? This large value is a stack pointer value, used while you call many subroutines one by one. Why this value is so large?
3. How many cycles are required to execute this program?

**Next Session:** Some more Assembly Programs

**Readings for the next session**: Chapters 8.1, 8.2, 8.3



Figure 1: An overview of our Lab Tools

**Assembly Programs**

**1 Week**

**Motivation and Introduction**

The main goal of this session is to get used to assembly programs. Every example shows a basic operation. Examine the code, simulate it with *dlxsim* and answer the corresponding questions. The assembly code is available in the directory “*/home/asip00/Sessions/Session2/*”. *Dlxsim* is available in the directory “*asip00/**epp/dlxsimbr\_**Laboratory/*”(default). You can copy *dlxsim* to your directory or you can start it from the default directory. For every exercise, the part that starts like “a)”, “b)” … you have to write an answer. This answer should mainly prove that you have understood the problem, so you can make your answers short, but they still have to answer everything, that was asked. Mail your answer to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session1”, with XX replaced by your group number.

**Exercises**

The following exercise numbers like “**1)**”, “**2)**” … correspond to the given assembly files in the “*/home/asip00/Sessions/Session1*” directory.

**Preparing your project**

1. You can use the same project as in the last session, and just create a separate application subdirectory for each assembly example. You can start a fresh project as in the Session 1, but this would be time consuming.
2. For each application (C or Assembly), you have to create subdirectories in the “*Application*” directory.
3. Copy a “*Makefile*” file from the “*TestPrint*” subdirectory to each application subdirectory.
4. Set proper parameters and settings in “*env\_settings*.
5. For these exercises, we will run basic assembly programs in dlxsim and see the effect of pipeline forwarding (-pf1) or no forwarding (-pf0), like

*make dlxsim DLXSIM\_PARAM="-da0 -pf0*"

1. **Basic Assembly Instructions**

Understand the functionality of every instruction and understand the values of every target register after the program run has completed (see the dlxsim chapter for reading register values in dlxsim simulation). Check the number of cycles needed to execute all instructions.

1. What is the reason for this high number of cycles? Which instruction causes that behaviour and why is it doing so?
2. What is the purpose of the “trap #0” instruction?
3. **Memory Access**
4. Explain the goal of the instruction combination *LSOI /ADDI*. What is generally (so: not only for this specific example) the register value after *ADDI*, what is it after the additional *LSOI*?
5. Why is it in general not possible to omit the *LSOI* instruction, although it would be possible in this special example?
6. Read about “forwarding” and “load delay slot” in brownie32 datasheet. Disable NOP after the load instruction, and try executing with –pf0 and –pf1 both.
7. **Branches**
8. Which high-level control structure (e.g. ‘call subroutine’ …) is implemented in this example code?
9. What is computed with this example? R24 = *function* (R21, R22);
10. Look at the *NOP* instructions and explain why they are placed there.
11. **Loops**
12. What is computed with this example? R23 = *function* (R21, R22). Debug the application step-by-step with the capabilities of dlxsim.
13. The approach to compute the function in the way this example is doing it has two specific names. Do you know those names? (One is founded by the main operations, while the other is founded historically. You either know the names or you don’t. If you don’t know both names, you may guess)
14. In general, how often is the loop maximally executed? How the input data has to look like to get this maximal number of iterations?
15. Enable and disable the first NOP, and try executing with –pf0 and –pf1 both.
16. **A High Level Structure**
17. Which high-level control structure do you recognize? Explain the purpose of the instruction-block between “*ADDI R23, R0, $(2)*” and “*JPR R24*”.
18. Why do you have to shift by value 3? Explain it with a close view to the body of the control structure and pay attention to the addressing mode of the DLX processor.
19. What are the general differences between branch and jump instructions in the DLX instruction set (also have a look at the different instruction formats to find a part of the answer)?

**Next Session:** ModelSim Simulation

**Readings for the next session**: Chapters 2.3, 4 & 5

**ModelSim Simulation**

**1 Week**

**Motivation and introduction**

In this session, we will compile a C-code application and simulate the result in *ModelSim* and *Dlxsim*. The applications can be assembled or compiled using a compiler that is already generated by ASIPmeister in the previous session. ModelSim simulates your code binaries using the VHDL files generated from the ASIPmeister. While dlxsim only simulates the instruction one by one and it does not care about the hardware implementation of the instructions. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files/tables to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session3”, with XX replaced by your group number.

**Exercises**

**Preparing your project**

1. You can use the same project as in the last session, and just create a separate application subdirectory for the application. You can start a fresh project as in the Session 1, but this would be time consuming.
2. For the C application, you have to create subdirectory in the “*Application*” directory (e.g. *LoopExampleC*), and copy your application from “*/home/asip00/Sessions/Session3/6\_for.c*” to here.
3. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
4. Set proper parameters and settings in “*env\_settings*.
5. For these exercises, we will be using pipeline forwarding (-pf1) option which is the default one.
6. Make sure that you already have VHDL files and GNU tools in your project’s meister directory.
7. **Compiling and Simulating the Application**
8. Go to your application subdirectory and type “***make clean***” clean this directory it there are previously generated files.
9. Compile the C application using “***make sim***”. A directory “***BUILD\_SIM***” is created which contains different temporary files and a .dlxsim file to be simulated in dlxsim. In this directory, the files “***TestData.IM***” and “***TestData.DM***”are the file used during the ModelSim simulation.
10. In folder BUILD\_SIM, look at the “*6\_for.s*” which is generated. Another file “*startup.s*” is used along with the generated “*6\_for.s*” to generate TestData.IM/DM files. Just understand and remember the structure of “6\_for.s” files if you have to write your own .s file, and how it is being executed along with “*startup.s*”.
11. Simulate your application in dlxsim simulator using “***make dlxsim***”, just to verify the functionality.
12. In your project directory, go to the “ModelSim” directory and start the ModelSim using “***vsim***”
13. If ModelSim asks for “modelsim.ini” choose the default one like “/Software/ModelSim/ModelSim\_6.6d/modeltech/modelsim.ini”
14. Open File Menu > New > Project and enter a project name (e.g. browstd32) and change the project location to the ModelSim directory in your project directory. Confirm the dialog with the OK button.
15. Choose “Add Existing File” button and browse to the meister/dlx\_basis.syn directory of your ASIP Meister project and select all the VHDL files for synthesis.
16. Again, choose “Add Existing File” button and add the testbench files: tb\_browstd32.vhd, MemoryMapperTypes.vhd, MemoryMapper.vhd, and Helper.vhd from the ModelSim directory of your current project.
17. [Optional] Configure the CPU Frequency for which you want to simulate your CPU, default is 50 MHz. Open the ModelSim testbench (“tb\_ browstd32.vhd”), search for CLK \_PERIOD, and change the value accordingly in “ns”.
18. Compile the project using Compile Menu > Compile Order > Auto Generate. Every file should have a green mark behind its name, showing that the compilation was successful.
19. Run the simulation using Simulate Menu > Start Simulation. Open the work library, mark the entry “***cfg***” (that is the VHDL configuration for the testbench) in the list and press OK. That will start the simulation and you will get another two tabs attached to the Workspace window (sim / Files).
20. [Optional] To load some predefined simulation settings choose Tools Menu > Tcl > Execute Macro and select the “wave\_vhdl.do” file in your ModelSim directory and press OK to load it. The wave-window is filled with certain signals that are useful to evaluate the simulation of the program execution on the processor.
21. [Optional] If you want to dump VCD file of yor design for power estimation, you can enter following commands in ModelSim command prompt:

VSIM > vsim -t 1ns work.cfg

VSIM > vcd file test.vcd

VSIM > vcd add -r test/dut/\*

1. Press the button “***Run all***” to run the simulation until it aborts. At the end of a simulation the message “Failure: Simulation End” is printed to show successful end of simulation. At the simulation end, the file “***TestData.OUT***” is created in your ModelSim directory. It contains the content of the simulated memory after the CPU finished working. Therefore, if your algorithm is storing the result in the memory you can find the values here.
2. How many cycles are required to execute this program DLXsim and ModelSim?
3. What are the contents of TestData.OUT? Are these correct? First value is the stack value; next 10 words belongs to array A, then 10 words belongs to array B, and C.
4. In the ModelSim waveform window, what is the starting address of PC after the reset? Moreover, after how many cycles your “**main**” function is started? In the waveform, look at the PC and IR values.
5. The default GCC compiler optimization is –O0. Try different optimization levels with dlxsim and ModelSim using e.g. “*make dlxsim GCC\_PARAM=-O1*” or using “*make sim GCC\_PARAM=-O1*”.
6. Repeat this benchmarking for all compiler optimization-levels like O0, O1, O2, O3 and O4 for both dlxsim and ModelSim.
7. Does the application is executed successfully using different optimization levels? If yes, please fill the following benchmark table. These optimizations have distinct effects on the size of the code.

|  |  |  |  |
| --- | --- | --- | --- |
| **Optimization Level** | **Executed?**  [Yes/No] | **Cycle count** ModelSim | **Cycle count** dlxsim |
| **-O0 (default)** |  |  |  |
| **-O1** |  |  |  |
| **-O2** |  |  |  |
| **-O3** |  |  |  |
| **-O4** |  |  |  |

**Next Session:** Adding Custom Instructions

**Readings for the next session**: Chapters 8.2.3, 3.2.2, ASIPmeister Tutorial

**Synthesis and Hardware Implementation**

**1 Week**

**Motivation and introduction**

In this session we synthesis our basis CPU with Xilinx ISE and execute a test application on real hardware. The synthesis reports tell us how much area and power is consumed by our CPU and what is the critical path of our design. In this session, we will compile a C-code application direct its output the LCD and UART with the help of some predefined libraries. This session also introduces about different peripheral where we forward our text/data, and how different libraries are used for different peripherals. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files/tables to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session3”, with XX replaced by your group number.

**Exercises**

**Preparing your project**

1. You can use the same project as in the last session, and just create a separate application subdirectory the application. You can start a fresh project as in the Session 1, but this would be time consuming.
2. For the C application, you have to create two subdirectories in the “*Application*” directory e.g. “*Hello\_SW*” and “*Hello\_HW*”. Copy your application from “*/home/asip00/Sessions/Session4/app.c*” to these. This is a simple example to direct a text to some peripheral devices like LCD or UART. “*Hello\_SW*” is aimed for dlxsim and ModelSim simulations and “*Hello\_HW*” is aimed for real hardware implementation.
3. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
4. Set proper parameters and settings in “*env\_settings*.
5. For these exercises, we will be using pipeline forwarding (-pf1) option which is the default one.
6. Make sure that you already have VHDL files and GNU tools in your project’s meister directory.
7. **Compiling and ModelSim Simulation**
8. First, you have to compile the application using gcc compiler to compare with the later results from dlxsim and ModelSim. For *gcc* you can forward the printed output to a file, e.g. “*a.out > output\_gcc.txt*” (‘*a.out*’ is the default name of the binary that is created when you compile “*gcc arrayloop.c*” while ‘*output\_gcc.txt*’ then contains the printed array). To compile with GCC, comment the line “*#define ASIP*”.
9. However, for compiling it, you first need to provide the required libraries from /home/asip00/epp/StdLib to your respective application, i.e. copy “*lib\_lcd\_dlxsim.c*”, “*lib\_uart.c*”, “*loadStoreByte.c*”, “*string.c*” and respective header files to “Hello\_SW” directory. Also, copy “*lib\_lcd\_320.c*”, “*lib\_uart.c*”, “*loadStoreByte.c*”, “*string.c*” and respective header files to “Hello\_HW” directory.
10. Go to your application subdirectory “Hello\_SW”, and type “***make clean***” clean this directory it there are previously generated files.
11. In the directory “Hello\_SW”, compile the C application using “***make sim***”. A directory “***BUILD\_SIM***” is created which contains different temporary files and a .dlxsim file to be simulated in dlxsim. In this directory, the files “***TestData.IM***” and “***TestData.DM***”are the file used during the ModelSim simulation.
12. Simulate your application in dlxsim simulator using “***make dlxsim***”, just to verify the functionality. For dlxsim you can forward the LCD/UART output to a file, using the “-lf” and “-uf” parameters respectively, e.g. “make dlxsim DLXSIM\_PARAM=”-da0 –pf1 -lflcd.out -ufuart.out” writes output to the file “lcd.out” and “uart.out” in the application directory.
13. In your project directory, go to the “ModelSim” directory and start the ModelSim using “vsim”. You can use the previous ModelSim project and simulate the application. Remember to generate VCD files required for power estimation while doing ModelSim simulation.
14. After compiling, simulate the application in dlxsim and ModelSim and compare whether the printed results are the same as expected. The dlxsim and ModelSim will print text to a virtual LCD/UART. While ModelSim automatically writes to the file “lcd.out” and “uart.out”.
    1. How many cycles are required to execute this program DLXsim and ModelSim?

**Xilinx ISE Framework for Hardware Implementation**

1. Go to your application subdirectory “Hello\_HW”, and type “***make clean***” clean this directory it there are previously generated files.
2. In the directory “Hello\_HW”, compile the C application using “***make sim***”.
3. Go to the project directory and type “ise &” to start Xilinx ISE.
4. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_Framework

Project Path: PATH\_TO\_YOUR\_PROJECT/ ISE\_Framework

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add the design and framework files by selecting “Project Menu > Add Copy of Sources” then brows to:
2. “PATH\_TO\_YOUR\_PROJECT***/ ISE\_Framework***” and select all the files
3. “PATH\_TO\_YOUR\_PROJECT***/ ISE\_Framework/IP-Cores***” and select all the files
4. “PATH\_TO\_YOUR\_PROJECT***/ meister/******browstd32.syn***” and select all the files
5. Select top level modules “dlx\_toplevel”, and now you can synthesize, implement and generate programming file for the design using the following respectively:
6. Processes Menu > Synthesize XST
7. Processes Menu > Implement Design
8. Processes Menu > Generate Programming File
9. Once the design is implemented you can see different reports using:
10. Processes Menu > Place & Route > Generate Post Place & Route Static Timing > Detailed Reports > Place and Route Report
11. Processes Menu > Place & Route > Generate Post Place & Route Static Timing > Detailed Reports > Post PAR Static Timing Report
12. Processes Menu > Place & Route > Analyze Post Place & Route Static Timing > Timing Constraints
13. In the project directory and type “hterm &” to start HyperTerminal to see the UART output if there is any output. and adjust its settings like: Baud rate=115200, Stop bit=1, Data bits=8, Parity=None, COM Port=ttyUSB0 (for example), Newline at=CR+LF,
14. In the application subdirectory and type “make fpga”, it will combine the generate DM/IM file with your ISE generated bitstream. Finally, a new bitstream file containing your hardware CPU along with corresponding IM/DM files of your application will be generated in the folder “BUILD\_FPGA”. This bitstream will be used to configure the FPGA.
15. For hardware implementation you need to connect to i80labpc10 only. Connect your FPGA to PC the i80labpc10, power the board. In the application subdirectory type “make upload”: to upload the existing bitstream to the FPGA

**Xilinx ISE Framework for Benchmarking**

1. To accurately measure the critical path and area of the ASIPmeister CPU, you can use ISE\_Benchmark folder instead of ISE\_Framework folder.
2. Go to the project directory and type “ise &” to start Xilinx ISE.
3. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_BenchMark

Project Path: PATH\_TO\_YOUR\_PROJECT/ ISE\_ BenchMark

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add the design and framework files by selecting “Project Menu > Add Copy of Sources” then brows to:
2. “PATH\_TO\_YOUR\_PROJECT***/ ISE\_*** ***BenchMark***” and select all the files
3. “PATH\_TO\_YOUR\_PROJECT***/ meister/ browstd32.syn***” and select all the files
4. Now you can synthesize, implement and generate programming file for the design as before.
5. Once the design is implemented you can see different reports as before.

**Xilinx ISE Framework for XPower Power Estimation**

1. To accurately measure the power consumption of the ASIPmeister CPU, you can create another folder ISE\_XPower.
2. Go to the project directory and type “ise &” to start Xilinx ISE.
3. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_XPower

Project Path: PATH\_TO\_YOUR\_PROJECT/ ISE\_ XPower

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add only design files by selecting “Project Menu > Add Copy of Sources” then brows to “PATH\_TO\_YOUR\_PROJECT***/ browstd32.syn***” and select all the files.
2. Now you can synthesize and implement the design as before.
3. Once the design is implemented you can open XPower tool using Processes Menu > Place & Route > Analyze Power Distribution (xPower Analyzer)
4. Then in XPower Tool, select “File Menu > Open Design” and set the properties as follows:
   1. Design File: PATH\_TO\_YOUR\_PROJECT/ISE\_ XPower/ ﻿BrownieSTD32.ncd
   2. Physical Constraint File: PATH\_TO\_YOUR\_PROJECT/ ISE\_ XPower/ ﻿BrownieSTD32.pcf
   3. Simulation Activity File: PATH\_TO\_YOUR\_PROJECT/test.vcd
5. After analyzing the activity file, the CPU power is estimated. You can see total and dynamic power of the FPGA. In addition, you can confirm that the VCD file is loaded properly by verify the clock value in XPower.

**Next Session:** Adding Custom Instructions

**Readings for the next session**: Chapters 8.2.3, 3.2.2, ASIPmeister Tutorial

**Adding New Instructions**

**2 Weeks**

**Motivation and introduction**

In this session, we will implement some custom instructions for an application to speed up the execution time. Moreover, even when the compiler uses the new instructions, they might not be used in all optimization levels. For that, we will also introduce the feature, which is used to add inline assembly to the application. By using inline assembly, you can force the usage of custom instructions or you can optimize bigger blocks (e.g. application hot spots) in hand written assembler. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files/tables to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session4”, with XX replaced by your group number.

**Exercises**

**Preparing your project**

1. You can use the same project as in the last session, and just create a separate application subdirectory for each example. You can start a fresh project as in the Session 1, but this would be time consuming.
2. For the C application, you have to create subdirectory in the “*Application*” directory (e.g. “arrayloop”), and copy your application from “*/home/asip00/Sessions/Session5/loop.c*” to here.
3. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
4. Set proper parameters and settings in “*env\_settings*.
5. For these exercises, we will be using pipeline forwarding (-pf1) option which is the default one.
6. Make sure that you already have VHDL files and GNU tools in your project’s meister directory.
7. **Compiling and Simulating the Application**
8. First, you have to compile the application using gcc compiler to compare with the later results from dlxsim and ModelSim. To compile with GCC, comment the line “*#define ASIP*” and compile the application like “*gcc loop.c*”. For *gcc* you can forward the printed output to a file, e.g. “*a.out > output\_gcc.txt*” (‘*a.out*’ is the default name of the binary that is created when you compile a program. The file ‘*output\_gcc.txt*’ will contain the printed array.
9. Now, compile “loop.c” using “make sim”. However, for compiling it, you first need to provide the required libraries, i.e. “*lib\_lcd\_dlxsim”* (also for dlxsim/ModelSim), “*loadStoreByte”*, and “*string”*.
10. After compiling, simulate the application in dlxsim and ModelSim and compare whether the printed results are the same compared to a *gcc*-compiled version. The *gcc* version will print the arrays on the screen and dlxsim and ModelSim will print them to a *virtual* LCD. For dlxsim you can forward the LCD output to a file, using the “*-lf*” parameter, e.g. “*make dlxsim DLXSIM\_PARAM=”-da0 –pf1 -lf****output\_dlxsim.txt***” writes output to the file “*output\_dsim.txt*”. ModelSim automatically writes to the file “*lcd.out*”.
11. To compare, whether the files generated from gcc, dlxsim & ModelSim are identical, you can use command-line tools like “*diff output\_gcc.txt output\_ModelSim.txt*” or graphical tools like “*kompare*” or “*kdiff3*”.
12. Print statements should be commented out for a fair comparison. Then simulate in dlxsim and ModelSim.
13. How many cycles do you need for execution in dlxsim and ModelSim (without printing)?
14. **Adding a new instruction to *dlxsim* Simulator**
15. Create a project directory for this session by copying the directory “*/home/asip00/­epp/ASIP­Meister­Projects/TEMPLATE\_PROJECT/*” and renaming it (e.g. *brownieAVG*).
16. You have to create another subdirectory for our application in the “*Application*” directory (e.g. “arrayloopAVG”). Copy “loop.c” here and then you start putting new instructions here. Print statements should be comment out for a fair comparison.
17. But before modifying “loop.c”, create a simple C or assembly file to test different custom instruction (e.g. AVG) into an application subdirectory i.e. *TestAVG*.
18. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
19. Copy the provided *ASIPMeister* CPU file “*browstd32.pdb*” from “/home/asip00//Sessions/Session1/” into your project directory, and rename it “*browstd32AVG.pdb*”
20. Set proper parameters and settings in “*env\_settings*” as discussed in Figure 2-5 in the Laboratory Script. Specially the followings:

export PROJECT\_NAME=brownieAVG

export CPU\_NAME=browstd32AVG

export ASIPMEISTER\_PROJECTS\_DIR=${HOME}/ASIPMeisterProjects

export DLXSIM\_DIR=/home/asip00/epp/dlxsimbr\_Laboratory

1. Now we start adding new instructions to our processor to speed up the execution. These new instructions are “*avg rd, rs0, rs1*”, “*swap rd, rs*”, “*rot rd, rs0, amount*” and “*minmax rdMin, rdMax, rs0, rs1*”. First, implement the new instructions into dlxsim, as explained in the Chapters 3.2.2 and 3.2.3 of the Laboratory Script. Use the instruction format and opcodes as below:

OpcodeInfo opcodes[]

//name class op mask other flags rangeMask

{"avg", ARITH\_3PARAM, 0x6c1, 0x1ffff, 0x20, 0 , 0xffff8000 },

{"swap", ARITH\_2PARAM, 0x541, 0x1ffff, 0x20, 0 , 0xffff8000 },

{"minmax", ARITH\_4PARAM, 0x981, 0xfff, 0x20, 0 , 0xffff8000 },

{"bgeu", BRANCH\_2OP, 0x11, 0x3f, 0, 0 , 0 },

{"rot", ARITH\_3PARAM, 0x8, 0x3f, 0, CHECK\_LAST|IMMEDIATE\_REQ, 0xffff8000 },

1. Therefore, you have to copy dlxsim to your local home (to be able to modify it) and you have to configure the “*env\_settings*” to use your local dlxsim (see Figure 2-5 in the Laboratory Script).
2. Write a small assembly code to test your new instructions in dlxsim. You can use the Session2 assembly language program as the reference.
3. **Extending the CPU with a custom instruction**
4. In your new CPU, implement the new instruction “*avg rd, rs0, rs1*”, “*swap rd, rs*”, “*rot rd, rs amt*” and “*minmax rdMin, rdMax, rs0, rs1*” as they are used in the application. This new instruction “*minmax*” computes both the minimum and the maximum of two inputs *rs0* and *rs1* and write them simultaneously to two registers (*rdMin* and *rdMax*).

**Hint:**

1. You can use the opcode and instruction formats as indicated in the figure below.
2. Do not implement the “*swap”* instruction as it is written in the C-code. Think what this instruction is doing and implement it without any shifts! Test the new instructions with a small assembly code in ModelSim.
3. For instructions that return two values, you need to change # of GPR write ports. Normally, only one register is forwarded from EXE or WB stage, now you have to add new resources (Forwarding units) to forward two register values.
4. Remember, that you cannot use a hardware resource twice in the same cycle, e.g. you cannot use the ALU twice in the EXE stage. Additionally, using it in two different pipeline stage significantly complicates the whole CPU design (just think about the required wiring).
5. Remember that your new instruction has to support forwarding as well.
6. Generate the VHDL Files.
7. Please remember that for new custom instructions defined in ASIPmeister to be used automatically with C Compiler, you have to implement relevant “**CKF Prototype**” in ASIPmeister. Following instructions at section 4.11.C in ASIPmeister tutorial and 11.2 in ASIPmeister user manual.
8. Generate GNU Tools for your new processor.
9. **Compiling and Simulating the Application with custom instructions**
10. You can test your custom instructions with small assembly programs.
11. After testing the new instruction with a small assembly code, use *inline assembly* in the application “*loop.c*” for using the new instructions, see Chapter 8.2.3 in the Laboratory Script.
12. There are two methods to insert a explicitly insert a custom instruction inside your C code:
    1. Using \_\_builtin\_brownie32\_\_ABC directive: This method has a bug while using with the instruction that has zero return values or instructions that return more than one value.

Examples:

Int a,b,c,d;

c = \_\_builtin\_brownie32\_AVG(a,b);

d = \_\_builtin\_brownie32\_SWAP(a);

1. Using \_\_asm\_\_ directive: This can be used for all the cases.

Branch Instruction

Int a,b,c,d,e;

\_\_asm\_\_ volatile (

"bgeu %[my\_op1], %[my\_op2], \_here2\n"

"\_there2: sub %[my\_out], %[my\_op1], %[my\_op2]\n"

"\_here2: add %[my\_out], %[my\_op1], %[my\_op2]\n"

: [my\_out] "=&r" (e)

: [my\_op1] "r" (a),[my\_op2] "r" (b)

);

\_\_asm\_\_ volatile (

"minmax %[my\_out1], %[my\_out2], %[my\_op1], %[my\_op2]\n\t"

: [my\_out1] "=&r" (c), [my\_out2] "=&r" (d)


: [my\_op1] "r" (a), [my\_op2] "r" (b)

);

1. After modifying the application code by the *inline assembly* stuffs for a particular custom instruction, compile the application using “*make sim*”, make sure that the result is still correct (*diff* the ModelSim output with gcc-compiled version) and find out, whether the new instructions have been used or not.

**Note:** you have to check the generated assembly code to be sure that the new custom instructions are used in the code.

1. Now you have to determine the number of cycles for executing the application to compute the speedup against the old CPU with the old compiler. To determine the number of cycles you have to remove (i.e. comment out) the loop for printing the results! Otherwise, this loop is the dominating hotspot and you will not notice a significant speedup when using the new assembly instructions!
2. Simulate the application with ModelSim.
3. How many cycles do you need for execution in dlxsim and ModelSim? Attach assembly programs you used to test custom instructions with this mail.
4. What is the speedup (i.e. #Cycles without custom instructions / #Cycles with custom instructions)?



**Next Session:** BubbleSort – Simulations and Optimization

**Readings for the next session**: All the Chapters, especially 4 & 8, ASIPMeister Tutorial & Manual

**Bubble Sort – Simulation & Optimisation**

**1 Week**

**Motivation and introduction**

In this session, we will start applying the whole design flow to a *BubbleSort* algorithm. You will receive the C code for *BubbleSort* to be simulated. Afterwards you will optimize its performance by adding new instruction(s). In a later session, we will estimate what we have paid for this speedup; in terms of chip area, power and energy consumption, i.e. we will compare the basis processor with the modified/extended one. Finally, in a later session, we will implement both processors on the FPGA board. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session5”, with XX replaced by your group number.

**Exercices**

1. **BubbleSort Algorithm**
2. Have a look at “*BubbleSort\_Index.c”*. Every part, which contains a *printf* function call, is encapsulated with a *“#ifndef ASIP”* directive. The reason is, that the *printf* function usually is resolved to an operating system call (managing the screen and other resources), but for our CPU we don’t have an operating system, thus we ignore the *printf* function for our simulations. For hardware execution in a later session, we will map this call to a UART terminal or LCD. For a *gcc* compiled version the *printf* is a helpful in debugging the output.
3. Look at the implementation of the algorithm. You will need a good knowledge of the algorithm for later optimizations. Compile *“BubbleSort\_Index.c”* with “*gcc BubbleSort\_Index.c –o BubbleSort\_Index*”, look at the printed output when executing the binary and understand how the algorithm is working by going through the printed output gradually.
4. How often the code of the inner loop is executed (not only the exchange part, the whole inner loop)? Please do not only answer this question, but also go through the output step by step. First, you should look at the code and think about the answer and then you should add a counter to the code to compute the correct result just to make sure, your prediction is correct.
5. To simulate *BubbleSort* with dlxsim and ModelSim it has to be translated from C to assembly, which will be done in the later exercises. To make the translation easier, the “*BubbleSort\_Address.c”* has been prepared. Compile “*BubbleSort\_Address.c”* with *gcc* as discussed before.
6. First, make sure that the output of the *gcc* compiled versions of “*BubbleSort\_Index.c”* and “*BubbleSort\_Address.c”* is the same. Then have a more detailed look into the address-version. The main difference between both versions is the way of accessing the array. The index-version uses an indexed access (e.g. array [j+1]). This usually translates into a chain of assembly instructions. First, the real address has to be computed and then the value can be loaded. The real address is: “starting address from array” + “size of one array entry” \* “index (i.e. j+1)”. In the inner loop of *BubbleSort* we traverse through the array linearly, so we do not have to compute the real address every time from the scratch, instead we can just update the last computed real address. Two other changes against the index-version are, that every memory access is explicitly written, like “*value\_j = \*j;*” and the number of memory accesses is optimized as compared to the index-version.
7. How many load- and how many store- instructions are executed for each inner loop (distinguish between when there is exchange and no exchange)? Compare the index-version against the address-version and mention the two main points, why the address-version needs less memory accesses.

**Preparing your project**

1. You can use the same project as in the first session, and just create a separate application subdirectory for each example. You can start a fresh project as in the Session 1, but this would be time consuming.
2. For the C application, you have to create subdirectory in the “*Application*” directory (e.g. “sorting”), and copy your application from “*/home/asip00/Sessions/Session6/bubble.c*” to here.
3. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
4. Set proper parameters and settings in “*env\_settings*.
5. For these exercises, we will be using pipeline forwarding (-pf1) option which is the default one.
6. Make sure that you already have VHDL files and GNU tools in your project’s meister directory.
7. **Compiling the application in dlxsim and ModelSim with basis processor**
8. Now, compile “bubble.c” using “make sim”.
9. After compiling, simulate the application in dlxsim and ModelSim and compare whether the printed results are the same compared to a *gcc*-compiled version. For dlxsim, you can use the command “get \_array 20d”, it should give you the sorted array. For ModelSim, you can see the sorted array in the TestData.OUT file.
10. How many cycles do you need for execution in dlxsim and ModelSim?
11. **Bubble Sort – Optimisation: Customizing the basis processor**
12. Create a project directory for this session by copying the directory “*/home/asip00/­epp/ASIP­Meister­Projects/TEMPLATE\_PROJECT/*” and renaming it (e.g. *brownieOPT*).
13. Now we start optimizing our bubblesort application for speed. There might be two options for you.
14. Create a new application sub-directory (e.g. “sortingOptS”) and copy “sorting/BUILD\_SIM/bubble.s” from the last exercise to this directory and start optimizing the code. In the assembly code, look for different possibility to define custom instructions and replace that part of code with the custom instruction in assemble file. If you start with assembly file, sometime it gives errors for labels that starts with dot. Change it to dashes. like .L6 to \_L6.
15. Create a new application sub-directory (e.g. “sortingOptC”) and copy “bubble.c” to this directory and start optimizing the code. You can directly look into the “bubble*.c*” and define some custom instruction to replace some part of the code with new custom instruction.
16. However, before optimizing, create a simple C or assembly file to test different custom instruction (e.g. OPT) into an application subdirectory i.e. *TestOPT*.
17. Copy a “*Makefile*” file from the “*TestPrint*” application subdirectory to each application subdirectory.
18. Copy the provided *ASIPMeister* CPU file “*browstd32.pdb*” from “/home/asip00//Sessions/Session1/” into your project directory, and rename it “*browstd32OPT.pdb*”
19. Set proper parameters and settings in “*env\_settings*” as discussed in Figure 2-5 in the Laboratory Script. Specially the followings:

export PROJECT\_NAME=brownieOPT

export CPU\_NAME=browstd32OPT

export ASIPMEISTER\_PROJECTS\_DIR=${HOME}/ASIPMeisterProjects

export DLXSIM\_DIR=/home/asip00/epp/dlxsimbr\_Laboratory

1. **Adding the new instruction to *ASIPMeister***
2. Now we start adding new instructions to our processor to speed up the execution.
3. In your project directory start *ASIPMeister* and add the new instruction to your new CPU. First, define a new instruction format for your instruction if it does not match with the existing instruction formats.
4. Use the available opcode.
5. You also have to define “CKF Prototype” for each new custom instructions in ASIPmeister, generate GNU tools and use inline assembly in C code.
6. Add the custom instructions to dlxsim as well.
7. Write a small C or assembly code to test your new instruction.
8. Generate the hardware and software files from ASIPMeister and simulate the new instruction with ModelSim. Use the small test application that you created to test your dlxsim implementation in the previous exercises for this purpose.
9. If everything is working fine, then simulate the *BubbleSort* C/Assembly code that uses the new instruction in ModelSim.
10. Compile the optimized bubblesort application using “*make sim*” and then “*make dlxsim*”. Make sure, that the resulting array is still correct.
11. How many cycles do you need for execution?
12. What is the speedup compared to *original code* (i.e. #Cycles without custom instruction / #Cycles with custom instruction)?

**Next Session:** Bubble Sort - Hardware Implementation

**Readings for the next session**: Chapters 6

**Bubble Sort – Power & Area Estimation and Hardware Implementation**

**1 Week**

**Motivation and introduction**

In this exercise, you will synthesize and implement the bubblesort application and then download it to FPGA board and see the results on the UART terminal or LCD. For visualizing, the output of BubbleSort and some additional information is printed to the URAT interface. You can use t\_print() for directing output to LCD or u\_print() to UART. Remember, you need to add respective libraries. Using these frameworks, the Bubble sort algorithm which will be implemented using the two CPUs to form two versions:

**Version1:** basis CPU (*browstd32.pdb*)

**Version2:** optimized CPU (*browstd32opt.pdb*) which supports new instructions

For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session6”, with XX replaced by your group number.

**Exercises**

1. **Preparing and Simulating Version 1**
2. You have to create the software and the hardware sub directories under “*Application*” for browstd32.pdb CPU. First, create a new project directory inside your *ASIPMeisterProjects* directory for the new CPU and name it “*browstd32”*. You can use a copy from the *browstd32* CPU project from the last session, but do not forget to adjust the “*env\_settings*”. Remember, for LCD interface you need to create two separate subdirectories for the software and the hardware application in “Applications” directory.
3. Copy the provided and “*app\_UART.c”* from “/home/asip00/Sessions/Session7” to the created LCD or UART subdirectories respectively. This file directs the printing to UART, you can change it to LCD by replacing u\_print() to t\_print(). However, UART interfacing is sufficient.
4. Copy the C libraries from “*asip00/epp/StdLib*” to each application subdirectory. For LCD simulation in dlxsim and ModelSim, use “lib\_lcd\_dlxim.c”. For real LCD implementation in FPGA use “lib\_lcd\_320.c”.
5. Also, copy the “*Makefile*” to both the subdirectories.
6. Make sure that you already have generated the VHDL files and GNU Tools for your CPU.
7. Compile (“*make sim*”) the application for basis CPU and generates the required .dlxsim and DM/IM file for the dlxsim and ModelSim respectively.
8. Simulate the application with dlxsim using “*make dlxsim DLXSIM\_PARAM=”-da0 –pf1 –ufBubbleUART.out”*”. It will start the dlx simulator to simulate the compiled file generated in the previous stage. Here, you have to pass some parameters to dlxsim such as the LCD/UART file to print the outputs.
9. You can restart the CPU by pressing the “*reset*” push button on the small mini board on the FPGA board, but REMEMBER, that your array in data memory is already sorted after the first run, so the second, third … run will be significantly faster than the first one.
10. The BubbleSort framework is measuring the number of cycles for the execution of the bubbleSort methods. This measurement is done by a counter on the FPGA Board or in dlxsim/ModelSim respectively. This measurement only measures the bubbleSort method, but not the overhead for e.g. printing the result.
11. **Implementing the Project**
12. Create your ISE project as discussed in the session 4. Synthesize, implement and generate the bitfiles.
13. Then from the application direcotory run “make fpga” and “make upload”.
14. You can check the results on the UART. You can open HyperTerminal using “hterm &”.
15. If your design works correctly, find out the design statistics (critical path, maximum frequency and area)
16. Compute the accurate time (in ms) required to sort the 20 numbers. Use the number of executed cycles (printed on the URAT interface) and the max. CPU frequency on the FPGA board, where the sorting is still correct).
17. Analyse the time and find the critical path (see Chapter 6.5 of the Laboratory Script)
18. **Power Estimation**
19. During ModelSim simulation also generate the VCD files for mentioned frequencies (first with 50MHz and then with Max. Frequency found in the last session).
20. Create Xilinx ISE project to estimate power with XPower.
21. Determine the total and dynamic power.
22. Compute the total execution time (ms). You can use execution as the # of cycles multiplied by the clock cycle in ModelSim.
23. Compute the energy required. Fill in all these results in the table below e.g. *PowerReport.xlx* or *PowerReport.ods*.
24. Does using any instruction minimize the required energy? A version uses an application, which needs less number of clock cycles than another Version; is it also power and/or energy-optimized version compared to Version2?
25. Repeat a-d, but instead of taking the default of 50 MHz, use the individual maximum CPU frequency on which a CPU can run (You can get it from ISE\_Benchmark). This frequency has to be configured in tb\_brownie32std.vhd (search for CLK\_PERIOD; e.g. 10 ns half period = 20 ns period = 50 MHz). XPower will automatically load this frequency from the VCD file.
26. **Preparing, Simulating, Implementing and Power Estimation for Version2**
27. Repeat the above exercises for the optimized version.
28. Sample PowerReport.xlx or PowerReport.ods

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | Total Power [mW] | Dynamic Power [mW] | Execution Time [ms] | Energy [nJ] |
| **Version1**  50 MHz |  |  |  |  |
| **Version2**  50 MHz |  |  |  |  |
| **Version1**  Max. Freq: -----MHz |  |  |  |  |
| **Version2**  Max. Freq: -----MHz |  |  |  |  |

**Next Session:** An IoT Application: Adaptive Differential Pulse Code Modulation (ADPCM)

**An IoT Application: Adaptive Differential Pulse Code Modulation (ADPCM)**

**3 Weeks**

**Motivation and introduction**

This is the final session. You have **Three** weeks to complete this session, but you will need these weeks! In this exercise, you will work with an IoT application for which you have to create an optimized CPU. There are different possible ways to modify the CPU, depending on your goals and the **area/power** that you want to spend for the custom instructions. After the CPU has been modified, you will benchmark it to get an idea, what you have to pay for your optimizations. In the last semester week, you will present your results to other groups. The presentations will take place in the Meeting Room 316.2, the exact date and time will be decided mutually. For every part, that starts like “a)”, “b)” … you have to mail the answers and asked files with a CC to your group members to **sajjad.hussain@kit.edu** and use the topic “asipXX-Session8”, with XX replaced by your group number.

**Exercises**

1. **The Application:**

* The application is the ADPCM audio decoder.
* The term Pulse-Code Modulation (PCM) denotes uncompressed audio samples and Adaptive Differential Pulse-Code Modulation (ADPCM) use an adaptive prediction for the next audio sample with a lossy quantization (i.e. the audio signal will not be exactly the same after encoding and decoding).
* You can find the source code for ADPCM decoder with some ADPCM encoded audio data in /home/asip00/Sessions/Session8. When you run the ADPCM decoder, you can recover the original audio samples (approximately).
* Two different versions of the encoded audio data are provided, differing in the size of input data. The MINI version is meant for the initial tests, i.e. use it to test whether your application compiles and whether dlxsim and ModelSim can simulate it. However, the MINI version is too short to hear anything meaningful when playing it on the FPGA prototype board. The BRAM version is the biggest possible version that fits into the FPGA-internal memory (called Block RAM). While testing your application on FPGA you have to use this BRAM version. For dlxsim/ModelSim simulation comment the while(1) loop, while for FPGA implementation use while(1) loop without any print statement inside it.
* In our application, the uncompressed audio data has 16 Bits per sample. The ADPCM encoded audio data has 4 Bits per sample; two samples are stored together in one Byte.
* The provided encoded audio data is sampled with a certain frequency (i.e. samples per second = sample rate); in our case 96000 samples per second. ADPCM does not need this information; it simply looks at one sample after the other.
* You can change the CPU frequency by using the knob existed on the small extra PCB which is connected to the FPGA board. Here, you can find a table describing knop position and corresponding frequencies.
* Changing the frequency, you can figure out what is the slowest possible frequency that makes the CPU decode correctly the audio samples (i.e. the sound still hearable enough without corruption).

|  |  |
| --- | --- |
| Knob value | Frequency (MHz) |
| 0 | 100 |
| 1 | 80 |
| 2 | 66 |
| 3 | 50 |
| 4 | 40 |
| 5 | 25 |
| Else | 100 |

Table-1: Frequency Changing

1. **Your Tasks**

You have to perform the following tasks, the details for which are given in the following exercises.

* To make your optimization comparable with other groups start with the browstd32 CPU provided in Session 1, and test ADPCM application. Do not take any CPU that you already have modified).
* Compile the MINI version of the application; simulate it with dlxsim/ModelSim.
* Then compile the BRAM version and run it on the FPGA prototype.
* Which frequency do you need until the decoding is fast enough? You can hear the difference when gradually increasing the frequency. When there is no difference from one frequency to the other, then the slower one was fast enough.
* Improve/Extend the CPU for speed, power or area. You have to create two different versions based on your improvements. You should have atleast two extensions (power, performance or area).
* Test the improved CPU version on dlxsim/ModelSim and on FPGA
* Benchmark the basis and improved CPUs for area, frequency, power, execution time etc.
* Prepare slides that explain your modifications, improvements and results to compete with other groups.
* Typically, we will not simulate in dlxsim but mainly in ModelSim. For the extended CPUs you have to generate new compiler as we did in the previous sessions.

1. **Simulating the Application**
2. Prepare your new project directory and create a subdirectory in your “*Applications*” directory and copy “*/home/asip00/Sessions/Session8/adpcm.c*” to this subdirectory. Also, copy the required “*Makefile*”.
3. To compile the application, audio data is needed for decoding; therefore, you have to copy the audio data that shall be used for decoding. Two different-sized versions of the same audio stream are provided in “*/home/asip00/Sessions/Session8/*”. To copy the required audio data *adpcmDataStereo\_MINI.h or adpcmDataStereo\_BRAM.h* into subdirectory as *adpcmData.h*. The compilation will take some time due to the large audio data. For short tests, e.g. to test whether the inline assembly code compiles and assembles or whether ModelSim simulation gives the correct output, use the “*adpcmDataStereo\_MINI.h*” version of the file.
4. Copy dlxsim simulator to your home directory to implement new custom instruction here. Set “*env\_settings*” accordingly. Usually it is sufficient to simulate the application with ModelSim, but you can also simulate it with dlxsim.
5. First you have to compile the application using gcc compiler to compare with the later results from dlxsim and ModelSim, forward the gcc printed output to a file, e.g. “*a.out > output\_gcc.txt*”.
6. Copy the required libraries from *“/home/asip00/epp/StdLib*” to the application subdirectory and compile ADPCM application using “make sim”.
7. After compiling, simulate the application in dlxsim and ModelSim and compare whether the printed results are the same compared to a *gcc*-compiled version. The *gcc* version will print the arrays on the screen and dlxsim and ModelSim will print them to a *virtual* LCD. For dlxsim you can forward the LCD output to a file, using the “-lf” parameter or forward the audio channel data to a file using “*-af*” parameter. ModelSim automatically writes LCD output to the file ‘lcd.out’ and audio channel data to “audio.out” The application can write the decoded audio data to the audio output (to hear it) or it can write the data to the LCD/UART (to see it). You can define this behavior with the “*#define PRINT\_ARRAY*” switch, when set to 1 the decoded hexadecimal data is print in ModelSim generated “*lcd.out*” and in a file generated with –lf option in dlxsim. When “*PRINT\_ARRAY*” is set to 0, decode data for left/right channel is saved in ModelSim generated audio.out and in a file generate with “*–af*” option in dlxsim. ModelSim will create an ‘audio.out’ file and dlxsim will write the data to screen (unless you use the “*-af{filename}*” parameter then it will write it to file).
8. Save the printed results from the ModelSim simulation of the original CPU. Then you can compare them with the printed results from your modified CPU; they have to be identical!
9. **Running the Application on FPGA**
10. To test whether the decoder is working correct with the base CPU and later with your modified CPU, you have to run the application on the FPGA prototype (test it with ModelSim first).
11. We have a simple digital- analog converter (DAC) periphery. This DAC is memory mapped attached to the CPU, i.e. the applications ‘saves’ the decoded audio values to a certain address. The methods “*writeToAudioOutR(int data)*” and “*writeToAudioOutL(int data)*” are provided in the *lib\_audio* library.
12. The hardware will automatically send the audio samples with a certain sample rate to the audio out pin. The sample rate of the hardware has to match the sample rate of the audio data; otherwise, the audio will play too fast or too slow. The sample rate of the hardware can be configured in the file “*dlx\_Toplevel.vhd*” i.e. “*KSAMPLES\_PER\_SECOND*” should be set to 96). This is the correct sample rate for the provided audio data.
13. Whenever you write audio data to the hardware audio out it will be buffered in a FIFO. The data of this FIFO is automatically read with the (above-mentioned) sample rate. You may write to this FIFO as fast as you can compute the data. However, if the FIFO is full, then the store instruction “sw” will stall until some space becomes free.

* Therefore, if your application executes faster than this FIFO is read, then the FIFO will slow down your execution. This gives you the possibility to slow down the clock to save energy, or to run other tasks in the case of a multi-tasking environment.
* If your application runs too slow, then the FIFO will become empty, resulting in errors in the audio stream. Try it!
* These effects do not appear in dlxsim or ModelSim simulation, as they do not model/simulate the FIFO, but just perform a simple “*sw*” operation.

1. **Extending the Basis CPU**
2. You may add new custom instructions to speed up frequent computations in adpcm.c. If your custom instruction delays to clock too much, then you can change it into a multi-cycle instruction (i.e. an instruction that is allowed to stay in EXE stage for multiple cycles, similar to “mult”). The details about multi-cycle FHM are given in Chapter 4.4 of the Laboratory Script.
3. You may change parameters for existing hardware blocks. One typical example is the number of read/write ports of the register file, depending on the requirements of your custom instructions.
4. It is complicated (but possible) to change the number of registers in the register file. To do this, all instruction formats have to be modified. If you for example, only use 16 registers, then you only need 4 bits in the 32-bit instruction to denote which register you want to access. Therefore, you have to adapt the instruction formats such that only 4 bits are used to address the register (simplest way is to make one of the bits a constant ‘0’ in the instruction format). Additionally, you have to modify the assembly code (or directly the compiler, but changing the assembly code seems simpler) to make sure that only the lower 16 registers are used. Creating a compiler with 16 register is still possible, but needs some debugging.
5. **You have to create, test, and benchmark TWO** **different** **CPUs with different optimizations**. For example, you might create one CPU that is optimized for performance considering the cycles in ModelSim or the CPU that is optimized for the power/energy due to a reduced clock frequency that is possible due to a faster computation or the CPU that is optimized for area, e.g. by removing not required instructions/hardware blocks etc.
   1. Attach to mail your both ASIPMeister CPU optimized for area/performance/power named like “*browstd32Area.pdb*”, “*browstd32Power.pdb*” or “*browstd32Speed.pdb*” etc.
   2. Attach to mail if you have defined new hardware resources (.fhm files) in ASIPMeister.
   3. Attach with the mail your adpcm.c, which you modified with your custom instructions using SINAS, for the two CPU optimizations.
   4. Attach the test application files that you created to test new instructions.
6. **Benchmarking the CPUs**
7. Make benchmarks for the old (*browstd32*) and the two modified CPUs and compare them with each other. For the benchmarking you have to take care of the following points:

* Make sure, that you do all benchmarks very accurate to make them comparable!
* Always use MINI version of the application
* Always compile with “-O3” to achieve the best compiler output. Note: For debugging purpose “-O0” (default) is recommended.
* Always using ISE\_Benchmark framework for the area, power and critical path analysis
* Always take execution time or number of cycles from ModelSim
* For execution time, power, and energy use the following three CPU frequencies:
  1. 50 MHz; to make it comparable among the groups
  2. The slowest frequency that is sufficient to execute the application fast enough; to see the lowest power consumption. To calculate the slowest still fast enough frequency you have to consider the number of cycles that your application requires to execute the decoder and the time-budget that you have for decoding. The time-budget depends on the number of audio samples and the sample-rate. The sample-rate is configured to 96000 Samples per second. The number of samples depends to the number of entries in your audio-data array. Remember, that – in the compressed array – each sample just requires 4 Bit.
  3. The fastest frequency that your CPU supports (given by ISE\_Benchmark framework); to see the peak performance
* You have to configure the frequency in the ModelSim testbench for power estimation. Remember that you have to configure the half clock period.

1. You have to benchmark and compare the following points:

* CPU Area
* Maximal CPU frequency or Critical Path
* Number of Cycles or Execution Time
* Dynamic Power Consumption
* Energy Consumption

1. **Presenting the Results**
2. In the last week of the semester, you have to present your results to the other groups. Therefore, every group has to prepare slides to:

* Explain the two different CPUs that you have created to optimize ADPCM application.
* Present the problems that you faced while implementing the two new CPUs. This is the interesting part! Maybe also talk about some implementations that you thought about but which you did not realize.
* Discuss your benchmark results; for every point you should have one slide on which the results are shown in a graph (bar graph, lines …).
* Print proper units your axes e.g. “Execution time [s]”, “Execution time [cycles]”, “Power consumption [mW]”, …).
* For every measurement point, print the value of this measurement result to make comparisons easier.

1. You have to mail the slides before the presentation. Name the slides like “asipXX\_presentation.ppt” (or “.odp” or “.pdf”).